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Abstract 
Nowadays SAT algorithms allow larger problem instances to be solved in application domains such as automatic test 
pattern generation (ATPG) that can also be viewed as solving a SAT problem. The key to a SAT-solver can be scalable 
is that it is able to take into account the information of high-level structure of formulas. This paper further improves to 
SAT-based ATPG by analyzing specific structure of circuit instances. This analysis is called heuristic learning where 
correlations among signals have been established by simple and efficient methods. It is achieved by finding more 
necessary signal line assignments, by detecting conflicts earlier, and by avoiding unnecessary work during test 
generation. Among others things, it combines strengths of binary decision graphs (BDD) and SAT techniques to 
improve the efficiency of test generation. Reconvergent fanout is a fundamental cause of the difficulty in testing 
circuits, because they introduce dependencies in the values that can be assigned to nodes. This paper exploits 
reconvergent fanout analysis of circuit to gather information about local signal correlation through BDD learning, and 
then used the learned information in the conjunctive normal form clauses to restrict and focus the overall search space 
of test pattern generation. The experimental results demonstrate the effectiveness of these learning techniques. 
 
Keywords: Automatic test pattern generation (ATPG), Boolean Satisfiability (SAT), binary decision diagrams (BDDs), implication 
learning.  
1. Introduction 
Existing algorithms for ATPG may be categorized into structural and non-structural algorithms. The 
former directly analyze and manipulate circuit netlist, each of which may require a different data structure 
for efficient implementation. The latter includes Boolean satisfiability (SAT) based ones, but the 
topological ordering among the internal signals is obscured in the CNF format. Circuit structural 
information has proved to be very useful for solving circuit-oriented. 
In contrast, modern SAT solvers are based on the search paradigm proposed in GRASP [1]. One of the 
key concepts is conflict-driven learning. SAT algorithms have seen dramatic improvements over recent 
years thanks to efficient implementation procedures [2, 3], allowing larger problem instances to be solved in 
application domains such as ATPG.  
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ATPG can also be viewed as solving a SAT problem. SAT-based ATPG was originally proposed in [4]. 
This approach duplicates part of the circuit which is influenced by the fault and constructs a satisfiability 
circuit instance by combining the good circuit with the faulty part. An input assignment that differentiates 
the faulty circuit from the good circuit is a test to detect the fault. Several other SAT-based ATPG 
approaches were developed later [5, 6]. Practical implementation of an ATPG tool often involves a mixture of 
learning heuristics and search strategies. 
SAT-based test generation can be divided into two independent steps: extraction of the CNF formula and 
identification of a satisfying assignment. Different fault models require different CNF formula extractors, 
but can use identical satisfiability solvers. The CNF formula extractor for the single stuck-at faults (SSF) is 
detailed in [4-6]. 
For a SSF ( , )w v=ψ ψ , its ATPG SAT formula consists of the three parts[7], i.e., the formula fϕ for the 
fault shadow subcircuit, and the formula gϕ  for  the fault support subcircuit, and the formula xorϕ  for the 
exclusive-OR of the output of the former two. The formula is shown as:  
f g xor= ∧ ∧ψϕ ϕ ϕ ϕ                                                                                                                            (1) 
However, SAT-solvers cannot be scalable if no information about high-level structure of formula is 
provided [8, 9]. This paper presents the implication learning schemes to accelerate the CNF solver, i.e., ψϕ  is 
augmented the learned causes that explicitly state structural information of circuit. This is obtained by 
analyzing specific structure of the underlying circuit. In addition to the direct implication and indirect 
implication analysis of necessary signal line assignments and unique propagation path, this paper especially 
utilizes reconvergent fanout analysis of circuit to gather information about local signal correlation through 
BDD learning, and then add the learned information in the conjunctive normal form clauses to the clause 
database of the SAT solver. It is these signal value assignments correlation to each other that cause conflict 
in the ATPG process. The idea here is to cache "causes of conflict" in a succinct manner (as learned clauses) 
and utilize this information to prune the search in a different part of the search space of ATPG. 
The remainder of this paper is organized as follows; In Section II introduces some preliminary concepts; 
next presents structural implication learning; In section IV details the approach of learning from 
BDD-based analysis; In section V the experimental results offered demonstrate the effectiveness of these 
learning techniques. Finally, conclusions and directions for future research are given. 
 2. Implication Learning 
Implication learning is used for obtaining all necessary signal assignments in a circuit under a given set 
of pre-specified signal assignments. As we known, the structural ATPG process operates on at least a 
five-value logic defined over {0, 1, D,¬D, X}. The operations of logic gates can be defined based on these 
five values. When a signal line is assigned with a value, it can be one of the four values {0, 1, D,¬D }.  
After certain value assignments have been made, necessary assignments are those implied by the current 
assignments. For example, for an n-input AND gate, its output being assigned with logic 1 implies that all 
its inputs have to be assigned with logic 1. If its output is assigned with logic 0 and n-1 inputs are assigned 
with logic 1, then the remaining input has to be assigned with logic 0. These necessary assignments derive 
from an analysis of circuit structure are called implications. If the analysis is done individually for the 
definitions of each gate, the implications are direct implications. There are other situations where 
implications can be indirect. Indirect implications can be derived by learning where correlations among 
signals have been established by simple and efficient methods. There are two types of learning approaches, 
i.e., static learning and dynamic learning. These concepts were suggested in [10] 
If signal correlations are established before the search, then it is called static learning. In contrast, signal 
correlations are established during the search is dynamic learning. 
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If the learned implications are conditioned on a set of value assignments, these implications can only be 
used to prune the search subspace based on those assignments. For example, in Fig. 1(a), suppose that a 
value 0 is being justified backward through line d where line b and line c have been already assigned with 
logic 1. To justify d = 0, there are three choices to set the values of the AND’s inputs. Regardless of which 
way is used to justify d = 0, the line a must be assigned with logic value 0. Hence, d = 0 implies a = 0 only 
when b and c have been assigned with 1, and the clause (d ש ¬b ש ¬c ש ¬a) is learned. However, 
unconditional implications of the form (x = v1) → (y = v2) can also be learned during dynamic learning.  
Because of its high cost, this paper does not consider dynamic learning on the structure of a circuit. 
In Fig. 1(b), forward logic simulation with e = 0 obtains f = 0. Because e = 0 implies f = 0, we obtain that 
f = 1 implies e = 1. This implication holds regardless of other assignments. Here generate a learned clause 
(¬f ש e). 
Fig. 1(c) shows another example where the fault difference D is propagated through line a. Suppose that 
there are two possible paths to propagate D, one through line b and the other through line c. Suppose that 
both paths eventually converge at a 3-input AND gate. In this case, regardless of which path is chosen as the 
propagation path, line d must be assigned with logic value 1. Therefore, in this case a = D implies d = 1, a 
single literal clause (d) is learned. 
A conflict occurs if a line is assigned with two different values after all the necessary assignments have 
been derived. It can be seen that the greater the number of necessary assignments that can be derived by 
implications, the more likely that a conflict can be detected. Because of this, efficiently finding necessary 
assignments through implications has been an important research topic for improving the performance of 
ATPG. 
3. BDD Learning 
Gupta et al. [15] propose an approach specifically oriented to induction verification. Their approach share 
similar goals with the one we present here. In that work, the authors start from the CNF representation of 
the problem. In order to improve the learning ability of the solver, they build BDDs of limited logic around 
selected structural points, thus learning useful information beyond the one usually gathered by conflict 
analysis. BDDs are then transformed back to CNF clauses and fed to the SAT solver. 
A BDD [11] (denote a ROBDD in the sequel) is a directed acyclic graph with two terminal nodes, 1 and 0, 
representing logical function 1 and 0, respectively. An internal node associated to an input variable has one 
or more incoming edges and exactly two outgoing edges. A path from root node to terminal node 1 
represents a cube for the logic function; that is, BDD is an intelligent way of encoding all the cubes. The 
Fig.1  an examples of implication learning
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graph is levelized and each level is indexed by a support variable. Formal treatments on BDD can be found 
in [11]. Fig.2 shows an example circuit and its BDD structure. 
Our approach focuses on the use of learned clauses generated by a BDD-based analysis of the circuit 
structure – we call this BDD learning. Essentially, a BDD is used to capture the relationship between 
Boolean variables of (a part of) the SAT problem, in the form of a characteristic function. In such a BDD, 
each path to a “0” node denotes a conflict. A learned clause corresponding to this conflict is easily obtained 
by negating the literals that define the path. Since a BDD captures all paths to 0, i.e. all possible conflicts 
among its variables, the potential advantage is that multiple learned clauses can be generated and added to 
the SAT solver at the same time. In contrast, conflict-driven learning [1, 2] typically analyzes a single conflict 
at a time. An example with multiple learned clauses generated from a BDD is shown in Fig. 2(b). 
3.1Learning Node Selection 
In ATPG or any circuit-based SAT application, the bulk of Boolean constraints arise from the circuit 
structure. Therefore, it is a natural candidate to exploit the circuit structure graph to create useful BDDs. 
The main goal for our BDD learning technique is to be effective but lightweight, i.e. it should improve the 
performance of SAT solver, but without overwhelming the SAT solver heuristic. This rule out the 
possibility of learning on a global scale, i.e. creating a BDD and learning clauses for every node in the 
circuit graph, which is to be too expensive. Therefore we perform learning selectively, i.e. by selecting 
signal nodes of the circuit graph around which to perform learning. 
 
 
 
 
 
 
 
 
 
 
 
How to select learning nodes? It is well known that ATPG would be quite simple for combinational 
circuits if it were not for something called reconvergent fanout. A fanout stem is the point at which a circuit 
node drives more than one other node. When successor nodes of the same signal come together at a 
subsequent node, such as the node is called the point of reconvergence. Each reconvergent fanout 
introduces dependencies in the values that can be assigned to nodes. It is these signal value assignments 
correlation to each other that cause conflict in the ATPG process. 
Now that reconvergent fanout is a fundamental cause of the difficulty in testing for circuits. How to 
compute data correlation? Let us take a look at a Total Reconvergence Line (TRL, also called as dominator) 
used in the TOPS algorithm [12]. For simplicity of the illustration, we present the concepts using an example 
circuit shown in Fig.1 (a). As shown in the figure, a TRL is the output f of a subcircuit C1 such that all paths 
between any line in C1 and any PO go through f. In other words, cutting f would isolate C1 from the rest of 
the circuit. As shown in Fig.1 (a), there is a stem b and a TRL f. TRLs can be identified in linear time with 
a single traversal of the network [13]. As we see, it is the transitive fanin cone between the TRL and stem that 
introduce the signal correlation due to more than one fanout branch. If we could compute the corresponding 
signal correlation of the transitive fanin cone between TRL and stem in advance, then we can avoid many 
conflicting value assignments. Therefore, we select TRLs as the learning nodes around which to perform 
learning. 
(a) TRL f and its stem   (b) BDD for f and its learning 
Fig.2  An example circuit and its BDD learning
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Once learning node selection is done, we need to create BDDs that capture relationships among 
variables in the circuit region around the learning node. Here, we created BDDs across very few logic levels 
of the fanin cone of TRL, typically 5-10, in order to avoid BDD blow-up. Keeping the BDD sizes small has 
the additional benefit of creating shorter paths in the BDD, thereby resulting in shorter clause lengths. In 
general, shorter learned clauses are likely to be more beneficial than longer learned clauses, since they 
require less number of assignments before resulting in an implication. The potential benefit of BDD 
learning is in its ability to perform non-local learning around the learning nodes. 
3.2Generation of Learned Clauses 
After a BDD has been created, we need to generate learned clauses, i.e. dump BDDs as CNF formulas. 
Given a BDD representing a function f in monolithic or conjunctive form, it creates clauses starting from f 
corresponding to the off-set of f. Within the BDD for f, such clauses are found by following all the paths 
from the root node of the BDD to the constant node 0. To favor shorter clauses, only those cubes that are 
shorter than a given maximum clause length, typically 5-10, are used for generating learned clauses. Since 
the maximum clause length varies from 5 to 10, traversal is very fast. 
For the time being, only static learning was performed. This means that the learning nodes are selected 
using static information of the circuit structure, and learned clauses are added statically, before the SAT 
solver starts the search. This is relatively straight forward, since all implications due to the learned clauses 
occur at the starting level. We use a BDD learning engine to encapsulate the essential tasks of learning node 
selection, creation of BDDs, and generation of learned clauses. This engine is integrated with a generic 
SAT solver. BDD learning is especially performed in conjunction with other learning mechanisms in the 
SAT solver, e.g. conflict-driven learning [1]. Furthermore, a learned clause   generated by the BDD learning 
engine is treated similar to other learned clauses by the SAT solver [3]. For example, scores of variables 
related to these learned clauses are incremented. 
4. Experimental Results 
To validate the effectiveness of the proposed method, we implemented a prototype ATPG framework in 
the C++ programming language. After integration of BDD learning, the formula for detecting the fault ψ  
is the conjunction of formula (1) and TRLiϕ  , i.e.,   
iTRLψ ψ
ϕ ϕ ϕ= ∧                                                                                                                                (2)   
For our experiments, we use the circuit from ISCAS’85 benchmark [17]. The results are shown in Table 1. 
Col.2 and 3 respectively lists the number of gates and faults of the circuits. Col. 4 reports the total time (in 
seconds) taken for the test generation of all faults without the use of any BDD learning. The next three 
columns respectively represent the number of selected TRL, learned clauses, and total time (in seconds) 
taken for the test generation of all faults of circuit with static BDD learning. The last column indicates the 
percentage reduction in time. In comparison to basic ATPG, our results show the total runtime reduction up 
to 62% in the case of BDD learning. Also as shown in Tab.1, reduced runtimes vary with the circuit because 
ATPG is an NP-complete problem and the used method of BDD learning is a heuristic. In the case of C499 
and C6288, BDD learning adds extra efforts because both have no any TRL. Due to no random patterns and 
fault simulation in both cases, our algorithm detects all testable faults and proves all redundant faults to be 
redundant without aborting any faults. Therefore, it demonstrates that our algorithm is robust and effective. 
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Table 1.   Experimental results of ATPG 
circuit #gate #ft T1 #trl #cl T2 redu
C432 160 524 0.16 1 30 0.14 12%
C499 202 758 0.33 0 0 0.32 -3%
C880 383 942 0.55 14 46 0.38 31%
C1355 546 1574 1.08 168 472 0.83 23%
C1908 880 1879 3.85 107 321 2.35 39%
C2670 1193 2747 13.04 110 296 6.65 49%
C3540 1669 3428 31.01 92 264 11.78 62%
C5315 2307 5350 17.13 229 690 7.71 55%
C6288 2416 7744 3.25 0 0 3.41 -.5%
C7552 3512 7550 23.14 365 949 12.96 54%
5. Conclusions 
SAT-based ATPG is effective. Its performance is critically determined by the practical efficiency of the 
backend SAT solver. In this paper, we have described details of a lightweight and effective BDD learning 
technique, which adds learned clauses generated from BDDs to supplement other learning mechanisms and 
to restrict the overall search space in the underlying SAT-solver engine used in ATPG. We have 
demonstrated the effectiveness of our techniques  
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